We report on single-electron shuttling experiments with a silicon metal-oxide-semiconductor quantum dot at 300 mK. Our system consists of an accumulated electron layer at the Si/SiO2 interface below an aluminum top gate with two additional barrier gates used to deplete the electron gas locally and to define a quantum dot. Directional single-electron shuttling from the source to the drain lead is achieved by applying a dc source-drain bias while driving the barrier gates with an ac voltage of frequency fp. Current plateaus at integer levels of efp are observed up to fp = 240 MHz operation frequencies. The observed results are explained by a sequential tunneling model which suggests that the electron gas may be heated substantially by the ac driving voltage.
While the Josephson voltage and the quantum-Hall resistance standards [1, 2] are routinely used in metrology institutes worldwide, the current standard is missing from the so-called quantum metrological triangle which would provide a consistency check for these three quantities. The consistency would remove any remaining doubts about the quantum standards and justify a redefinition of the International System of Units [3] .
A metallic electron pump with a relative uncertainty of a few parts in 10 8 in its current has been achieved by utilizing seven tunnel junctions in series, forming six gated islands [4] . However, the operation frequency was limited to the megahertz range because of adiabaticity requirements for the high number of islands. These low current signals, of the order of 1 pA, are sensitive to thermal fluctuations and hence are not satisfactory for the planned quantum metrological triangle experiments [3] . Other single-electron pumping experiments have been carried out in different systems such as hybrid normal-metal-superconductor turnstiles [5] , GaAs/AlGaAs nanowire quantum dots [6] , InAs nanowire double quantum dots [7] , metal-oxidesemiconductor field-effect transistors (MOSFETs) in Si nanowires [8] , and GaAs quantum dots [9] .
In this paper, we employ a silicon quantum dot [10] shown in Fig. 1(a,b) as a test-bed for the current source. The device was fabricated on a high-resistivity (ρ > 10 kΩ cm at 300 K) silicon substrate. An industry-compatible MOSFET fabrication process is adapted to realize our quantum dot system [11] . The source and drain were thermally diffused with phosphorus and a high-quality gate oxide was grown thermally yielding a low Si/SiO 2 interface trap density of * Electronic mail: kokwai@unsw.edu.au
2×10
10 cm −2 eV −1 [12] . Two 30 nm wide Al barrier gates with 90 nm separation, defined with electron beam lithography, were subsequently oxidised on a hotplate at 150
• C for 5 minutes to form a thin 3-5 nm Al x O y layer [10] . This layer provides insulation from the overlying top gate which was defined subsequently. An Al plunger gate was defined together with the barrier gates with the purpose of changing the electrochemical potential of the quantum dot. Figure 1 (a) illustrates that an electron layer is induced at the Si/SiO 2 interface using positive top gate voltages, forming a conduction channel between the n + source and drain. Two barrier gates (BL and BR) are used to deplete the electron layer and to define a quantum dot between them. The measurement setup is presented in Fig. 1 (b) where dc voltages were applied on all gates and the current was measured with a room-temperature transimpedance amplifier connected to the drain. A constant bias voltage V SD was applied to induce a potential difference across the device as shown in Fig. 1(c) . To use the device as a single-electron shuttle, rf voltage drives were superimposed on both barrier gate voltages. In our case, we employed two 180
• out of phase sinusoidal waves, ideally keeping the electrochemical potential of the dot fixed and moving the dot in the lateral direction [13] . As shown in Fig. 1(c) , the dot captures an electron when it is close to the right reservoir with the right barrier gate voltage, V BR , close to its maximum and the left barrier gate voltage, V BL , close to its minimum. To complete a single operation cycle, an electron is ejected when the dot is close to the left reservoir. Thus the dot is analogous to a shuttle taking electrons one by one from the right to the left. An electrostatic simulation using Technology Computer-Aided Design (TCAD) shows that the rf voltages applied to the barrier gates during the shuttling operation induces dot movement in the nanometer scale. In contrast to previously studied electron shuttles [14] , no mechanical degrees of freedom play a role here and the frequency of the electron transport is controlled externally.
Sufficiently low dc voltage levels at the barriers ensure that tunneling can only take place through a tunnel junction when the ac voltage is close to its maximum, and the high ac amplitude renders this process very likely. The charging energy of the dot and the bias voltage determine the number of electrons, n, that can tunnel through the device during a single cycle. Ideally, the induced dc current is given by
where e is the electron charge and f p the operation frequency. Figure 2 (a) shows the dc current through the device as a function of the left and right barrier gate voltages with no applied ac driving voltage. Coulomb blockade oscillations near the threshold voltage are observed as diagonal lines. The almost horizontal current maximum near V BR = 0.56 V indicates that there may be a defect below the right barrier. Although we do not employ the defect in the shuttling operation, it may lead to errors in the current and asymmetry in the capacitances between the reservoirs and the dot. Figure 2(b) shows the current through the turnstile during the shuttling operation as a function of the source-drain bias and the plunger gate voltage. We used a peak-to-peak amplitude of A BL = A BR = 150 mV as the ac driving voltages on the left and right barriers respectively. Clear current plateaus at multiples of ef p are observed indicating that our qualitative shuttling principle in Fig. 1(c) is in action. The charging energy, E C = e 2 /(2C Σ ), extracted from this plot equals 1.4 meV ≈ 16 K×k B , and thus prevents errors due to thermal fluctuations at temperatures 16 K and possibly also from 1/f noise [15] . The total capacitance of the dot is denoted by C Σ . Figure 3 (a) shows current plateaus at different frequencies in agreement with Eq. (1) up to 240 MHz. Figure 3 (b) shows the shuttle current with parameters tuned to optimize the flatness of the plateaus at currents near ef p and zero. At the plateau near zero current shown in Fig. 3(c) , the mean current is 9 fA for V SD ranging from −0.5 mV to 0.5 mV. The origin of this finite current remains unclear.
The ef p plateau for n = 1 is shown in Fig. 3(d) . In contrast to the zero-current plateau, the current near ef p does not achieve its lowest gradient at the center of the plateau but at somewhat lower voltages. Typically for semiconductor single-electron sources, the quantized current is measured at this low-gradient point [6, 9] . This low-gradient point is estimated to be at bias voltages ranging from 2.9 mV to 3.4 mV where we have 29 data points with the mean value 9.6138 pA. This mean value is very close to the ideal current e×60 MHz = 9.6131 pA. However, the gain of the transimpedance amplifier was calibrated with a 1 GΩ resistor up to 2 nA current with an estimated error of 10 −4 . This calibration yields only 2% accuracy for 10 pA current, and hence we cannot claim the absolute accuracy of the device to be higher than this level. In practice, the calibration is expected to be more accurate since the gain of the amplifier is highly linear and the dominating error in the calibration is likely to arise from the 1 GΩ resistor. The horizontal dotted lines denoting 10 −3 error in Fig. 3(d) illustrate the flatness of the plateau. Even a more pessimistic estimate of the relative error of 2 × 10 −3 can be given based on the value of the current not measured at the low-gradient region, but in the middle point of the plateau at V SD ≈ 3.8 mV. The argument for this estimate is that there may exist unknown error processes which tend to decrease the current in their part with increasing bias voltage and hence artificially lower the gradient for a certain bias region. A thorough theoretical analysis and modeling of the different tunneling processes is required to make a definite conclusion whether this is possible. The red line shows the locus of (VBL, VBR) used in Fig. 3(b) . (b) Current through the device as a function of the sourcedrain bias and the plunger gate voltage with the rf drive applied for VTOP=1.3 V, VPL=−1 V, VBL =598 mV, and VBR =654 mV. The shuttling operation frequency is fp=60 MHz and the peak-to-peak amplitude of the sinusoidal rf drive is ABL=150 mV and ABR=150 mV for the left and right barrier, respectively. Figure 3(b) also shows a comparison of the measured current to a simulation result using a sequential tunneling model. The model has been utilized previously for metallic systems [5] , but in our case the tunneling resistances of the left and right barrier were taken to depend exponentially on the respective gate voltage. This dependence was chosen to agree with the measurement in Fig. 2(a) .
The capacitance values were primarily extracted from dc measurements but a slight fine tuning was carried out to fit well with the experimental data due to issues such as the difference in the attenuation in the rf lines. In addition, a shift of 0.1 mV was applied to the sourcedrain bias justified by the non-vanishing input voltage of the transimpedance amplifier. It turned out that the sequential tunneling model did not agree with the measurements if the temperature of the cryostat thermometer, 300 mK, was used. Instead, an electron temperature of 1.5 K gave the good fit shown in Fig. 3(b) . In the case of no rf driving, a good agreement with the measurements of the current-voltage characteristics near Coulomb blockade was obtained if the temperature was set to 300 mK in the simulation (data not shown). This suggests that the source and drain electron reservoirs may heat up due to the rf drive of the barrier gates. Thus the high charging energy of the dot is essential to prevent errors from the thermal fluctuations. In future, we aim to improve our model to be able to compare the shuttle current up to high accuracies at the plateaus shown in Fig. 3(c,d) .
Our studies show also that the asymmetry in the capacitance from the dot to the left and right reservoirs, or the asymmetry in the amplitudes of the sinusoidal gate drives, can cause the electrochemical potential of the dot to oscillate during the control cycle. This in turn has the effect that the current plateaus at negative and positive bias are of different quality. If the asymmetry is large enough, a plateau at I = ef p can appear at zero or even negative bias. To compensate for this uncontrolled asymmetry, we suggest the use of a third rf driving voltage on the plunger gate and an improved coupling to the plunger gate [11] .
In summary, the single-electron shuttle is a promising current source with demonstrated current plateaus at a few tens of pA. Although these results are still far from the requirements of a metrological current standard, sample and pulse sequence optimization has the potential to improve the accuracy and yield to the desired level.
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